Abstract-Low-density parity check (LDPC) codes which have many encouraging characteristics, such as the lower complexities of the hardware implementation, closing to Shannon limit and no patent barrier, have gradually regained the interests of researchers.
INTRODUCTION
To enjoy navigation service, the receiver is required to acquire, track and complete data demodulation of navigation signals. However, the navigation signals are of low intensity and susceptible to interference when arrive at the earth after traveling 20,000 km overhead, which bring about difficulties for a receiver to acquire and track the navigation signal in addition to increased data demodulation BER. It is an important consideration to select channel coding solution of low complexity and good error-correcting capability in the system design of satellite navigation signals. With such strengths as low complexity of hardware implementation, performance close to Shannon limit, no patent barrier and very good errorcorrecting capability, LDPC codes have been used in many fields [1, 2] . Moreover, along with the further research on LDPC codes, more advantages are discovered. To be specific, LDPC codes have the following strengths:
(1) As linear block code, LDPC codes have good flexibility and are applicable to a great variety of channels.
(2) In the decoding process, the iteration decoding design and parallel decoding design are combined together for enhanced decoding capability.
(3) Nonadjacent variable nodes are involved in the decoding decision with the same check equation when decoding, which provides burst error resistance to some extent and avoids introduction of interleaver as well as the delay brought along with interleaver.
(4) The computation complexity will not grow sharply along with the increase of code length because of the sparsity of check matrix, which is favorable for the coding and decoding implementation of long codes.
(5) Lower complexity of hardware implementation, especially in favor of the quasi-cyclic check matrix [3, 6] .
II. SIMULATION OF QC-LDPC PERFORMANCE
To implement high-gain coding at 1/2 code rate, a coding scheme of variable frame length was devised considering the design uncertainty of frame format for navigation signal. The encoding scheme consists of basic check matrix b H and Z factor f Z , with the key parameters as follows: 
The encoding scheme of two frame lengths are devised on the basis of 1/2 LDPC encoding scheme, (480,960) and (960, 1920) .
Considering the possible selection of message length, the scheme for different message lengths was verified by International Conference on Mechatronics, Electronic, Industrial and Control Engineering (MEIC 2015) means of simulation. The result is as shown in Fig .1 . Based on an analysis and comparison of the simulation results, it was found that 1/2 LDPC scheme required the SNR to be 3.2dB when the message length was 480 bits and the BER was 1E-8, which achieved 8.8dB coding gain in comparison with the non-coding scheme. It required the SNR to be 2.6dB when the message length was 960 bits and the BER was 1E-8, which achieved 9.4dB coding gain in comparison with the non-coding scheme. In other words, the 960 bits message length improve the coding gain by 0.6dB comparing with the 480 bits message length.
III. LDPC ENCODING ALGORITHM AND IMPLEMENTATION
A. Two-way Recursion Fast Coding Algorithm Selecting a Template [7, 8] The QC-LDPC codes described above adopt dualdiagonal parity structure, which makes it possible to complete fast coding in a way of cyclic recursion. A code c is divided into input information sequence s and check sequence p that is generated in coding process. 
Then, due to  T H c 0 , it is possible to deduce that (2) through (5) corresponding to different rows are added together, we will obtain:
After 0 p is worked out, it is possible to figure out the following equation by means of forward recursion on the basis of Equation (2) ()
In the meantime, it is possible to figure out the following equation by means of backward recursion on the basis of Equation (5). is figured out, go on with the forward recursion to work out:
In the meantime, proceed with backward recursion to work out: The sequential order of check vectors that are worked out with this two-way recursive algorithm is 0 () p , 11 , where the parentheses mean the two check vectors may be solved simultaneously. Finally, it is possible to acquire the code in the form required by the system by combining the check vectors and the information vectors that are worked out together. In terms of hardware implementation, this two-way recursive coding algorithm is characterized by low computation complexity, high degree of parallelism, less resource consumption and low cabling complexity.
B. Pipelining Implementation of Quick Two-way
Recursion Pipeline Algorithm [9, 10] After all the 
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A. BP Algorithm of Logarithm Domain(LLR-BP)
Decoding algorithm is purposed to acquire correct codes from the received messages as well as the relationship between nodes and parity-check nodes. For the convenience of description, the following notations are defined in the first place. 
1) Initialization
For every received variable node, work out the initial channel information with the following equation. 
2) Updating check node
For all the check nodes 
3) Updating variable nodes
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4) LQ updating
On completion of all the non-zero node computation, work out LQ for all the row number i . 
Stop iterating if ˆ0 T cH  or the iteration reaches the maximum number; otherwise, go back to Step 2 to start next iteration.
B. Modification of LLR-BP Algorithm
Since tanh and its inverse operation are involved in the updating equation of check node in the LLR-BP algorithm, hardware implementation is not easy to achieve but with look-up table method.
MinSum algorithm is a decoding algorithm with regard to the excessive complexity of () x  that is used in the check node updating in LLR-BP decoding algorithm. Considering the information updating characteristic of check nodes and variable nodes in the probability-domain and logarithm-domain BP decoding algorithm, MinSum algorithm replaces the log computation, multiplication and division with addition, subtraction and comparison. These changes lower the decoding complexity significantly while the decoding performance does not run down much in comparison with the LLR-BP decoding algorithm. 
reason, the updating of check node may be simplified as:
After processing by this step, the hardware implementation will be facilitated, for the computational workload and the memory capacity is saved a lot. This processing step is also the main difference between MinSum algorithm and LLR-BP algorithm. However, this characteristic also brings about performance loss to some extent. The performance loss is especially considerable at low code rate. To enhance the performance of MinSum algorithm, several modified MinSum algorithms are proposed as follows.
Modified Algorithm 1: Normalized-MS(NormalizedMinSum algorithm)
At the updating step of check nodes, the updating equation becomes:
Where,  is usually a constant less than 1, of which the specific value must be analyzed with density evolution analytic technique based on different SNRs and iteration times. This modified algorithm is purposed to minify the updating value of check nodes with  so as to approach the updating value of check nodes in LLR-BP algorithm.
Modified Algorithm 2: Offset-MS(Offset-based MinSum Algorithm)
Where,  is usually a positive constant, which must be optimized with density evolution analytic technique based on different SNRs and iteration times. This modified algorithm is purposed to determine if the updating value of check nodes in MinSum algorithm is useful or not by means of comparing both ; therefore, its algorithm performance is somewhat worse than NMS algorithm performance. However, this algorithm is easy to be implemented, for it does not require multiply operation.
V. PERORMANCE EVALUATIONOF CODINGAND DECODING MODLUE
The resources occupied by the coding module are as shown below: Adaptive look-up table(ALUT) and memory are two important indicators in FPGA resource evaluation. The above figure showed that a total of 1505 ALUTs were occupied when EP2S60F1020I4 chip was used for coding implementation, which accounted for 3% of the total chip resources.
The resources occupied by the decoding module are as shown below when Normalized-MS algorithm is adopted. ALUT and memory are two important indicators in FPGA resource evaluation. The above figure showed that a total of 9249 ALUTs were occupied when EP2S60F1020I4 chip was used for decoding implementation, which accounted for 19% of the total chip resources; a total of 59040 bit memory was occupied, which accounted for 2% of the total chip resources.
VI. PERORMANCE EVALUATIONOF CODINGAND DECODING MODLUE
In terms of coding delay, fast coding technique is used so that the coding process can be completed in about 20 clock cycles. The coding delay is approximately 2ms when the work clock of the coding module is 10KHz.
As for decoding delay, the decoding process needs about 544,450 clock cycles under the condition of 50 iterations and using the Normalized-MS algorithm. When the work clock of the decoding module is 40MHz, the decoding delay is 13.6ms; when the work clock is 60MHz, the decoding delay is 9.1ms.
VII. EVALUATION OF DCECODING PERFORMANCE
A separate test was given to the LDPC decoding module and the test results were compared with MATLAB simulation curve to verify the module correctness and estimate the implementation cost of coding and decoding. The test block diagram is as shown in Fig .6 . The demonstration tests were given when the Eb/N0 was 0, 0.5, 1, 1.5 and 2 respectively. In the testing process, MATLAB was used for generation after the Eb/N0 was determined. A fixed frame data were inserted with noise after coding. On completion of 8bit quantization, the signal vector and the noise vector were stored in a ROM register. And then, read the data from two ROMs at 10KHz clock. Added them together before sending them into the LDPC decoding module. Acquired the BER and FER at the end of decoding. Compared the test results with the simulation results generated by MATLAB to end up the validation test of LDPC decoding module. The test results are as shown in Fig .7 . 
